4.2.4. c3 registers

Table 4.5 shows the 32-bit wide CP15 system control registers when CRn is c3.

Table 4.5. c3 register summary

Op1CRmOp2NameResetDescription
0c00DACRUNK

Domain Access Control Register, see the ARM Architecture Reference Manual


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412