4.3.51. Memory Attribute Indirection Register 1

The processor does not set any implementation-defined attributes with the Memory Attribute Indirection Register 1 (MAIR1).

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412