12.7.5. TraceEnable Control Register 1

The ETMECR1 characteristics are:

Purpose
  • Enables the start/stop logic.

  • Specifies the address range comparators used for include or exclude control.

  • Defines whether the specified address range comparators are used for include or exclude control.

Usage constraints

There are no usage constraints.

Configurations

Available in all PTM configurations.

Attributes

See the register summary in Table 12.4.

Figure 12.6 shows the ETMECR1 bit assignments.

Figure 12.6. ETMECR1 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 12.9 shows the ETMECR1 bit assignments.

Table 12.9. ETMECR1 bit assignments

BitsNameFunction
[31:26]-SBZP.
[25]Trace control enable

Trace start/stop control enable. The possible values of this bit are:

0

Tracing is unaffected by the trace start/stop logic.

1

Tracing is controlled by the trace on and off addresses configured for the trace start/stop logic.

The trace start/stop event resource is not affected by the value of this bit. See

[24]Exclude/include flag

Exclude/include flag. The possible values of this bit are:

0

Include. The specified address range comparators indicate the regions where tracing can occur. No tracing occurs outside this region.

1

Exclude. The specified address range comparators indicate regions to be excluded from the trace. When outside an exclude region, tracing can occur.

[23:4]-

SBZP.

[3:0]Address comparators

When this bit is set to 1, it selects an address range comparator, from 4 to 1, for exclude/include control. For example, bit[0] set to 1 selects address range comparator 1.


Tracing all instructions

To trace all processor execution:

  • Set bit[24], the exclude/include flag, in the ETMECR1 to 1.

  • Set all other bits in the ETMECR1 to 0.

  • Set the ETMTEEVER to 0x0000006F (TRUE).

This has the effect of excluding nothing, that is, tracing everything, and setting the trace enable event to always true, with the start/stop logic ignored.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412