6.1. About the L1 memory system

The L1 memory system consists of separate instruction and data caches.

The L1 instruction memory system has the following features:

The L1 data memory system has the following features:

Note

The Cortex-A15 MPCore processor does not support TLB or cache lockdown.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412