4.3.50. Memory Attribute Indirection Register 0

The processor does not set any implementation-defined attributes with the Memory Attribute Indirection Register 0 (MAIR0).

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412