12.7.7. ETM ID Register

The ETMIDR characteristics are:

Purpose
  • Holds the PTM architecture variant.

  • Defines the programmers model for the PTM.

Usage constraints

There are no usage constraints.

Configurations

Available in all PTM configurations.

Attributes

See the register summary in Table 12.4.

Figure 12.7 shows the ETMIDR bit assignments.

Figure 12.7. ETMIDR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 12.10 shows the ETMIDR bit assignments.

Table 12.10. ID Register bit assignments

BitsNameFunction
[31:24]Implementer code

Indicates the implementer:

0x41

ARM.

[23:21]-

RAZ.

[20]-

RAO.

[19]Security Extensions supported

Support for Security Extensions. The value of this bit is 1, indicating that the processor implements the ARM architecture Security Extensions.

[18]32-bit Thumb instructions supported

Support for 32-bit Thumb instructions. The value of this bit is 1, indicating that a 32-bit Thumb instruction is traced as a single instruction.

[17:16]-

RAZ.

[15:12]-

This field reads as b1111.

[11:8]Major architecture version

Indicates the major architecture version number. This field reads as b0011.

[7:4]Minor architecture version

Indicates the minor architecture version number. This field reads as b0001.

[3:0]Implementation revision

Indicates the implementation revision. This field reads as b0011.


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412