4.3.33. Hyp Auxiliary Control Register

The processor does not implement HACTLR, so this register is UNK/SBZP in Hyp mode and in Monitor mode when SCR.NS is 1.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412