12.5.6. Effect of debug OS double lock on trace register access

All trace register accesses through the memory-mapped and external debug interfaces behave as if the processor power domain is off when debug OS double lock is set. For more information on debug double lock, see the ARM Architecture Reference Manual.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412