A.1.1. Clocks and resets

Table A.1 shows the clock and reset signals.

Table A.1. Clock and reset signals

Signal nameTypeDescription
CLKInputSTM clock. Clocks all interfaces on the STM.
ARESETnInputAXI reset. Resets the AXI slave and DMA peripheral request interface.
STMRESETnInputSTM reset. Resets all modules in the STM except the AXI slave and DMA peripheral request interface.

Copyright © 2010 ARM. All rights reserved.ARM DDI 0444A
Non-ConfidentialID090310