A.1.10. Cross-trigger interface signals

Table A.10 shows the cross-trigger interface signals.

Table A.10. Cross-trigger interface signals

Signal nameTypeDescription
TRIGOUTSPTEOutputTrigger output. This signal is asserted for one clock cycle when a trigger event is detected on match using STMSPTER.
TRIGOUTSWOutputTrigger output. This signal is asserted for one clock cycle when a trigger event is generated on writes to a TRIG location in the extended stimulus port registers.
TRIGOUTHETEOutputTrigger output. This signal is asserted for one clock cycle when a trigger event is detected on match using STMHETER.
ASYNCOUTOutputAlignment synchronization output. This signal is asserted for one clock cycle when an ASYNC-VERSION-FREQ sequence is completely output on the ATB, and can be used for cross-triggering.

Copyright © 2010 ARM. All rights reserved.ARM DDI 0444A
Non-ConfidentialID090310