CoreSight System Trace Macrocell Technical Reference Manual: 3.3.1. DMA Control Register

The STMDMACTLR Register characteristics are:

Purpose

Controls the DMA transfer request mechanism.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes

Figure 3.1 shows the STMDMACTLR Register bit assignments.

Figure 3.1. STMDMACTLR Register bit assignments

Table 3.2 shows the STMDMACTLR Register bit assignments.

Table 3.2. STMDMACTLR Register bit assignments

Bits	Name	Function
[31:4]	Reserved	Reserved.
[3:2]	SENS	Determines the sensitivity of the DMA request to the current buffer level in the STM: b00 = Buffer is <25% b01 = Buffer is <50% b10 = Buffer is <75% full b11 = Buffer is <100% full.
[1:0]	Reserved	Reserved.

Bits

Name

Function

[31:4]

Reserved

Reserved.

[3:2]

SENS

Determines the sensitivity of the DMA request to the current buffer level in the STM:

b00 = Buffer is <25%

b01 = Buffer is <50%

b10 = Buffer is <75% full

b11 = Buffer is <100% full.

[1:0]

Reserved

Reserved.

Copyright © 2010 ARM. All rights reserved.	ARM DDI 0444A
Non-Confidential	ID090310
PDF version