3.3.4. Hardware Event Features ID Register

The STMHEIDR Register characteristics are:

Purpose

Indicates the features of hardware event tracing in the STM.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes
Offset

0xDFC

Type

RO

Reset

0x00000001

Width

32

Figure 3.4 shows the STMHEIDR Register bit assignments.

Figure 3.4. STMHEIDR Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.5 shows the STMHEIDR Register bit assignments.

Table 3.5. STMHEIDR Register bit assignments

BitsNameFunction
[31:12]Reserved

Reserved.

[11:8]VENDSPEC

The VENDSPEC field identifies any vendor specific modifications or mappings:

b0000 = Vendor specific information.

[7:4]CLASSREV

The CLASSREV field identifies the revision of the programmers model:

b0000 = Revision.

[3:0]CLASS

The CLASS field identifies the programmers model:

b0001 = Hardware Event Control.


Copyright © 2010 ARM. All rights reserved.ARM DDI 0444A
Non-ConfidentialID090310