3.3.10. Integration Test for Cross-Trigger Outputs Register

The STMITTRIGGER Register characteristics are:

Purpose

Integration Test for Cross-Trigger Outputs Register.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes
Offset

0xEE8

Type

WO

Reset

-

Width

32

Figure 3.10 shows the STMITTRIGGER Register bit assignments.

Figure 3.10. STMITTRIGGER Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.11 shows the STMITTRIGGER Register bit assignments.

Table 3.11. STMITTRIGGER Register bit assignments

BitsNameFunction
[31:4]Reserved

Reserved.

[3]ASYNCOUT_W

Sets the value of the ASYNCOUT output in integration mode:

b1 = Drive logic 1 on ASYNCOUT output.

b0 = Drive logic 0 on ASYNCOUT output.

[2]TRIGOUTHETE_W

Sets the value of the TRIGOUTHETE output in integration mode:

b1 = Drive logic 1 on TRIGOUTHETE output.

b0 = Drive logic 0 on TRIGOUTHETE output.

[1]TRIGOUTSW_W

Sets the value of the TRIGOUTSW output in integration mode:

b1 = Drive logic 1 on TRIGOUTSW output.

b0 = Drive logic 0 on TRIGOUTSW output.

[0]TRIGOUTSPTE_W

Sets the value of the TRIGOUTSPTE output in integration mode:

b1 = Drive logic 1 on TRIGOUTSPTE output.

b0 = Drive logic 0 on TRIGOUTSPTE output.


Copyright © 2010 ARM. All rights reserved.ARM DDI 0444A
Non-ConfidentialID090310