3.3.11. Integration Mode ATB Data 0 Register

The STMITATBDATA0 Register characteristics are:

Purpose

Controls the value of the ATDATAM output in integration mode:

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes
Offset

0xEEC

Type

WO

Reset

-

Width

32

Figure 3.11 shows the STMITATBDATA0 Register bit assignments.

Figure 3.11. STMITATBDATA0 Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.12 shows the STMITATBDATA0 Register bit assignments.

Table 3.12. STMITATBDATA0 Register bit assignments

BitsNameFunction
[31:5]Reserved

Reserved.

[4]ATDATAM31_W

Set the value of the ATDATAM[31] output:

b1 = Drive logic 1 on ATDATAM[31] output.

b0 = Drive logic 0 on ATDATAM[31] output.

[3]ATDATAM23_W

Set the value of the ATDATAM[23] output:

b1 = Drive logic 1 on ATDATAM[23] output.

b0 = Drive logic 0 on ATDATAM[23] output.

[2]ATDATAM15_W

Set the value of the ATDATAM[15] output:

b1 = Drive logic 1 on ATDATAM[15] output.

b0 = Drive logic 0 on ATDATAM[15] output.

[1]ATDATAM7_W

Set the value of the ATDATAM[7] output:

b1 = Drive logic 1 on ATDATAM[7] output.

b0 = Drive logic 0 on ATDATAM[7] output.

[0]ATDATAM0_W

Set the value of the ATDATAM[0] output:

b1 = Drive logic 1 on ATDATAM[0] output.

b0 = Drive logic 0 on ATDATAM[0] output.


Copyright © 2010 ARM. All rights reserved.ARM DDI 0444A
Non-ConfidentialID090310