3.3.12. Integration Mode ATB Control 2 Register

The STMITATBCTR2 Register characteristics are:

Purpose

Returns the value of the ATREADYM and AFVALIDM inputs in integration mode.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes
Offset

0xEF0

Type

RO

Reset

0x00000000

Width

32

Figure 3.12 shows the STMITATBCTR2 Register bit assignments.

Figure 3.12. STMITATBCTR2 Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.13 shows the STMITATBCTR2 Register bit assignments.

Table 3.13. STMITATBCTR2 Register bit assignments

BitsNameFunction
[31:2]Reserved

Reserved.

[1]AFVALIDM_R

Reads the value of the AFVALIDM input:

b1 = Pin is at logic 1.

b0 = Pin is at logic 0.

[0]ATREADYM_R

Reads the value of the ATREADYM input:

b1 = Pin is at logic 1.

b0 = Pin is at logic 0.


Copyright © 2010 ARM. All rights reserved.ARM DDI 0444A
Non-ConfidentialID090310