CoreSight System Trace Macrocell Technical Reference ManualRevision: r0p0
Home > Programmers Model > Register descriptions > Integration Mode Control Register

3.3.15. Integration Mode Control Register

The STMITCTRL Register characteristics are:

Purpose

Used to enable topology detection. This register enables the component to switch from a functional mode, the default behavior, to integration mode where the inputs and outputs of the component can be directly controlled for integration testing and topology solving.

Note

When a device has been in integration mode, it might not function with the original behavior. After performing integration or topology detection, you must reset the system to ensure correct behavior of CoreSight and other connected system components that are affected by the integration or topology detection.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes
Offset

0xF00

Type

RW

Reset

0x00000000

Width

32

Figure 3.15 shows the STMITCTRL Register bit assignments.

Figure 3.15. STMITCTRL Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.16 shows the STM ITCTRL Register bit assignments.

Table 3.16. STMITCTRL Register bit assignments

BitsNameFunction
[31:1]Reserved

Reserved.

[0]Integration_mode

Enables the component to switch from functional mode to integration mode and back. If no integration functionality is implemented, this register must read as zero.

b1 = Enable integration mode.

b0 = Disable integration mode.


Copyright © 2010 ARM. All rights reserved.ARM DDI 0444A
Non-ConfidentialID090310
PDF file icon  PDF version
Home > Programmers Model > Register descriptions > Integration Mode Control Register