3.3.21. Peripheral ID0 Register

The STMPIDR0 Register characteristics are:

Purpose

Part of the set of Peripheral Identification registers. Contains part of the designer specific part number.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes
Offset

0xFE0

Type

RO

Reset

0x00000062

Width

32

Figure 3.21 shows the STMPIDR0 Register bit assignments.

Figure 3.21. STMPIDR0 Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.22 shows the STMPIDR0 Register bit assignments.

Table 3.22. STMPIDR0 Register bit assignments

BitsNameFunction
[31:8]Reserved

Reserved.

[7:0]Part_Number_bits7to0

Bits [7:0] of the component part number. This is selected by the designer of the component.

b01100010 = Lowest 8 bits of the Part Number, 0x962.


Copyright © 2010 ARM. All rights reserved.ARM DDI 0444A
Non-ConfidentialID090310