3.3.26. Component ID0 Register

The STMCIDR0 Register characteristics are:

Purpose

A component identification register, that indicates that the identification registers are present.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes
Offset

0xFF0

Type

RO

Reset

0x0000000D

Width

32

Figure 3.26 shows the STMCIDR0 Register bit assignments.

Figure 3.26. STMCIDR0 Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.27 shows the STMCIDR0 Register bit assignments.

Table 3.27. STMCIDR0 Register bit assignments

BitsNameFunction
[31:8]Reserved

Reserved.

[7:0]Preamble

Contains bits [24:31] of the component identification.

0x0D = Identification value.


Copyright © 2010 ARM. All rights reserved.ARM DDI 0444A
Non-ConfidentialID090310