3.3.27. Component ID1 Register

The STMCIDR1 Register characteristics are:

Purpose

A component identification register, that indicates that the identification registers are present. This register also indicates the component class.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes
Offset

0xFF4

Type

RO

Reset

0x00000090

Width

32

Figure 3.27 shows the STMCIDR1 Register bit assignments.

Figure 3.27. STMCIDR1 Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.28 shows the STMCIDR1 Register bit assignments.

Table 3.28. STMCIDR1 Register bit assignments

BitsNameFunction
[31:8]Reserved

Reserved.

[7:4]Class

Class of the component, for example, ROM table or CoreSight component.

0x9 = Indicates the component is a CoreSight component.

[3:0]Preamble

Contains bits [19:16] of the component identification.

0x0 = Identification value.


Copyright © 2010 ARM. All rights reserved.ARM DDI 0444A
Non-ConfidentialID090310