9.3.4. SCU Invalidate All Register

The SCU Invalidate All Register characteristics are:

Purpose

Invalidates the SCU tag RAMs on a per Cortex-R7 processor and per way basis.

Usage constraints
  • This register invalidates all lines in the selected ways.

  • Writes to this register are enabled when the access bit for the processor is set in the SCU Access Control Register. See SCU Access Control Register.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 9.2.

Figure 9.5 shows the SCU Invalidate All Register bit assignments.

Figure 9.5. SCU Invalidate All Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 9.6 shows the SCU Invalidate All Register bit assignments.

Table 9.6. SCU Invalidate All Register bit assignments

BitsNameDescription
[31:8]ReservedSBZ
[7:4]Processor 1 waysSpecifies the ways that must be invalidated for processor 1. Writing to these bits has no effect if the Cortex-R7 MPCore processor has fewer than two processors.
[3:0]Processor 0 waysSpecifies the ways that must be invalidated for processor 0.

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814