4.2.8. c15 registers

Table 4.9 shows the 32-bit wide CP15 system control registers when CRn is c15.

Table 4.9. c15 register summary

Op1CRmOp2NameReset Description
0c00PCR0x00000020Power Control Register
c10CTDORUNK

Cache and TCM Debug Operation Register

1RADRLOUNK

RAM Access Data Registers, bits[31:0]

2RADRHIUNK

RAM Access Data Registers, bits[63:32]

3RAECCR[a]UNK

RAM Access ECC Register

c20D_ECC_ENTRY_0[a]UNKECC Error Registers
1D_ECC_ENTRY_1[a]UNK
2D_ECC_ENTRY_2[a]UNK
c30I_ECC_ENTRY_0[a]UNK
1I_ECC_ENTRY_1[a]UNK
2I_ECC_ENTRY_2[a]UNK
c40DTCM_ECC_ENTRY[b]UNK
c50ITCM_ECC_ENTRY[b]UNK
4c00CBARUNKConfiguration Base Address Register

[a] Only present if ECC is present, otherwise RAZ/WI.

[b] Only present if ECC and TCM are present, otherwise RAZ/WI.


Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814