5.3. Instruction throughput and latency

Complex instruction dependencies and memory system interactions make it impossible to describe the exact cycle timing for all instructions in all circumstances. The timing described in Table 5.1 is accurate in most cases. For precise timing, you must use a cycle-accurate model of your processor.

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C