6.1.1. Data cache policy

The following memory regions are cached in L1 data cache:

Note

The Write-Through cache policy is not supported. The Memory Reconstruction Port (MRP) provides a way to rebuild step-by-step memory accesses. See Memory Reconstruction Port.

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814