9.2. Multiprocessing programmers view

To enable data cache coherency in the processors:

The L1 data cache coherency between the processors is done in the inner Write-Back, Write-Allocate Shareable memory regions. To enable the coherency on the ACP, see Coherent and noncoherent mode.

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C