9.7.4. AXI protocol configurability, xID and AxUSER

The xIDSC bus width is configurable and must be greater than or equal to 4.

Table 9.30 shows the AWUSERSC[5:0] encoding for the ACP.

Table 9.30. AWUSERSC encoding for ACP

AWUSERSC valueInformation propagated on AXI master port 0, AXI master port 1, and peripheral portUsage
[0]YesSee Coherent and noncoherent mode.
[4:1]YesIgnored by the SCU.
[5]No

SBZ if byte line strobes are sparse. This is the default.

SBO if all byte line strobes are set according to the AXI access rules.


Table 9.31 shows the ARUSERSC[4:0] encoding for the ACP.

Table 9.31. ARUSERSC encoding for ACP

ARUSERSC valueInformation propagated on AXI master port 0, AXI master port 1, and peripheral portUsage
[0]YesSee Coherent and noncoherent mode.
[4:1]YesIgnored by the SCU.

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814