9.7.1. Coherent and noncoherent mode

The coherency between the ACP traffic and the L1 data cache of the processors is triggered when AxUSER[0] = 1 and AxCACHE[1] = 1:

x represents either R for read or W for write.

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814