2.5.5. Accelerator Coherency Port

This port is optional, and has optional ECC protection on data and parity on control bits, see ECC on external AXI bus. The ACP is an AXI3 64-bit slave port that can be connected to non-cached AXI3 master peripherals, such as a DMA engine or cryptographic engine.

This AMBA 3 AXI compatible slave interface on the SCU provides an interconnect point for a range of system masters that, for overall system performance, power consumption, or to simplify software, are better interfaced directly with the Cortex-R7 MPCore processor.

See Accelerator Coherency Port and Accelerator Coherency Port interface for more information.

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814