4.3.18. RAM Access ECC Register

The RAECCR characteristics are:

Purpose
Read

Returns the ECC chunk value selected according to the operation register, and associated with the selected data value.

Write

Sets the ECC chunk to be written by the next direct ram access operation.

Usage constraints

The RAECCR is only accessible in privileged mode.

Configurations

Available only if ECC is implemented.

Attributes

See the register summary in Table 4.9

Figure 4.22 shows the RAECCR bit assignments.

Figure 4.22. RAECCR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.38 shows the RAECCR bit assignments.

Table 4.38. RAECCR bit assignments

BitsNameFunction
[31:7]-RAZ/WI
[6:0]ECC value for debug RAM operation

ECC chunk value for the selected debug operation.


To access the RAECCR, read or write the CP15 register with:

MRC p15, 0, <Rd>, c15, c1, 3 ; Read the ECC chunk value for the debug operation
MCR p15, 0, <Rd>, c15, c1, 3 ; Write the ECC chunk value for the debug operation
Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814