2.5.3. AXI peripheral port

The AXI peripheral port is a dedicated memory-mapped 32-bit AXI bus. It is used to access certain peripherals with a low latency, and having burst support. The memory mapping is done by address filtering.

This port does not support locked writes. AWLOCKMP[1] is always 0.

The AXI peripheral port does not support 64-bit accesses, and these accesses always abort. Processor cacheable accesses mapped to the peripheral port also abort, because they are doing linefill requests, that is, four 64-bit accesses. Normal memory accesses to the peripheral port also abort. These accesses abort because of their size, not because of their memory attributes.

Any access in the address range between the peripheral filtering start address and the peripheral filtering end address is issued on the AXI peripheral port. All other accesses outside of this range are directed onto the AXI master ports. The start and end addresses are configurable in the following SCU registers:

The granularity of the mapped memory is 1MB. This filtering rule is applied independently of the AXI request type and attributes. See SCU registers for more information.

This port supports five bits of AXI IDs, although AXI IDs can be larger if the ACP has more than four bits of ID. For example, if the ACP ID has 4 bits, there are 5 bits on the AXI peripheral port. If the ACP ID has 8 bits, there are 9 bits on the AXI peripheral port.

Note

  • ID bit encoding is used to differentiate between different types of traffic happening in parallel. The encoding of the IDs is implementation-specific.

  • If the address filtering of the peripheral port and the address filtering of AXI master port 1 overlaps, the peripheral port has priority.

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814