4.3.17. RAM Access Data Registers

The RADRLO and RADRHI characteristics are:

Purpose
Read

Returns the 32-bit data value for the debug operation.

Write

Sets the value to be written by the direct RAM access operation.

Note

Accesses to data cache use only RADRLO. RADRHI is RAZ/WI.

Accesses to instruction cache use both RADRLO and RADRHI because these accesses require 64-bit values.

Usage constraints

The RADRLO and RADRHI are only accessible in privileged mode.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 4.9.

Figure 4.20 shows the RADRLO bit assignments.

Figure 4.20. RADRLO bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Figure 4.21 shows the RADRHI bit assignments.

Figure 4.21. RADRHI bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


To access the RADRLO, read or write the CP15 register with:

MRC p15, 0, <Rd>, c15, c1, 1; Read the CP15 debug cache/tcm access data register
MCR p15, 0, <Rd>, c15, c1, 1; Write the CP15 debug cache/tcm access data register

To access the RADRHI, read or write the CP15 register with:

MRC p15, 0, <Rd>, c15, c1, 2; Read the CP15 debug cache/tcm access data register
MCR p15, 0, <Rd>, c15, c1, 2; Write the CP15 debug cache/tcm access data register
Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814