5.4.1. Processor modes for accessing the FPU system registers

Table 5.3 shows the processor modes for accessing the FPU system registers.

Table 5.3. Accessing FPU system registers

Register Privileged access User access
FPEXC EN=0FPEXC EN=1 FPEXC EN=0 FPEXC EN=1
FPSID Permitted Permitted Not permitted Not permitted
FPSCRNot permittedPermittedNot permittedPermitted
MVFR0, MVFR1Permitted Permitted Not permittedNot permitted
FPEXCPermittedPermitted Not permitted Not permitted

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814