2.4.2. Power domains

The Cortex-R7 MPCore processor can support the following power domains:


If the ETM is included, each ETM for each processor has its own power domain. In addition, the local CoreSight logic, that is, CTI0 and CTI1, CTM, APB multiplexer, and ROM table, are also in a separate power domain.

Each power domain has its own clock and reset signal, and its own clock off signal. When a power domain is powered-off, some clamp values might be driven HIGH. See the ARM® Cortex®-R7 MPCore Configuration and Sign-off Guide for more information.

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C