Appendix B. Cycle Timings and Interlock Behavior

This appendix describes the cycle timings of integer instructions on Cortex-R7 MPCore processors. It contains the following sections:

Copyright © 2012, 2014 ARM. All rights reserved.ARM DDI 0458C
Non-ConfidentialID112814