9.3.1. Restrictions on AXI transfers

The Cortex-R5 AXI master interface applies the following restrictions to the AXI transactions it generates:

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511