4.3.33. Pin Options Register

The Pin Options Register characteristics are:

Purpose

Describes the value of any pins that control processor options, that are not visible because they:

  • are exposed in registers

  • control the initial value of control registers, and are visible in that way.

Usage constraints

The Pin Options Register is:

  • a read-only register

  • accessible in Privileged modes only.

Configurations

Available in all processor configurations.

Attributes

Figure 4.57 shows the Pin Options Register bit assignments.

Figure 4.57. Pin Options Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.60 shows the Pin Options Register bit assignments.

Table 4.60. Pin Options Register bit assignments

BitNameFunction
[31:5]-SBZ
[4]DBGNOCLKSTOPRead the value of the DBGNOCLKSTOP pin
[3]INTSYNCENRead the value of the INTSYNCEN pin
[2]IRQADDRVSYNCENRead the value of the IRQADDRVSYNCEN pin
[1]SLBTCMSBRead the value of the SLBTCMSBm pin
[0]PARITYLEVELRead the value of the PARITYLEVEL pin

To access the Pin Options Register, read CP15 with:

MRC p15, 0, <Rd>, c15, c2, 7 ; Read Pin Options Register
Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511