Cortex-R5 and Cortex-R5F Technical Reference ManualRevision: r1p1
Home > Debug > Management registers > Lock Status Register

12.5.4. Lock Status Register

The DBGLSR Register characteristics are:

Purpose

Returns the current lock status of the debug registers.

Usage constraints

The DBGLSR is:

  • a read-only register

  • only defined in the memory-mapped interface

Configurations

Available in all processor configurations.

Attributes

See Table 12.28.

Figure 12.18 shows the bit assignments.

Figure 12.18. DBGLSR Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 12.28 shows the bit assignments.

Table 12.28. DBGLSR Register bit assignments

BitsNameFunction

[31:3]

-

Do not modify on writes. On reads, the value returns zero.

[2]

32-bit access

Indicates that a 32-bit access is required to write the key to the DBGLAR. This bit always reads 0.

[1]

Locked bit

Locked bit:

0 = Writes are permitted.

1 = Writes are ignored. This is the reset value.

[0]

Lock implemented bit

Indicates that the OS lock functionality is implemented. This bit always reads 1.


Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511
PDF file icon  PDF version
Home > Debug > Management registers > Lock Status Register