12.1.3. Debug target

The debug target is the lowest level of the system. An example of a debug target is a development system with a Cortex-R5 test chip or a silicon part with a Cortex-R5 processor.

The debug target must implement some system support for the protocol converter to access the processor debug unit using the Advanced Peripheral Bus (APB) slave port.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511