B.6. Sum of Absolute Differences (SAD)

Table B.7 shows SAD instructions and gives their cycle timing behavior.

Table B.7. Sum of absolute differences instruction timing behavior

InstructionsCyclesEarly RegResult latency
USAD81<Rn>, <Rm>


USADA81<Rn>, <Rm>2a

[a] Result latency is one fewer if the destination is the accumulate for a subsequent USADA8.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C