9.3.4. Cache line write-back (eviction)

When a valid and dirty cache line is evicted from the d-cache, a write-back of the data must occur. Table 9.12 shows the values of AWADDRMm, AWBURSTMm, AWSIZEMm, and AWLENMm for cache line write-backs, over the AXI master interface.

Table 9.12. Cache line write-back

AWADDRMm[4:0]AWBURSTMmAWSIZEMmAWLENMm
0x00Incr64-bit4 data transfers

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511