13.1. About Integration Test Registers

The processor contains Integration Test Registers that enable you to verify integration of the design and enable topology detection of the design using debug tools. The Integration Mode Control Register (DBGITCTRL), that is also described in this chapter, controls the use of the Integration Test Registers.

The Integration Test Registers are programmed using the debug APB interface. For more information on using the debug APB interface see Chapter 12 Debug.

When programming the Integration Test Registers you must enable all the changes at the same time.

For more information about the Integration Test Registers and the Integration Mode Control Register see the ARM Architecture Reference Manual.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511