12.5. Management registers

The Management Registers define the standardized set of registers that all CoreSight components implement. This section describes these registers.

Table 12.24 shows the contents of the Management Registers for the processor debug unit.

Table 12.24. Management Registers

Offset (hex)Register numberAccessMnemonicDescription
0xD00-0xDFC832-895R-See Processor ID Registers.
0xF00960RWDBGITCTRL See Integration Mode Control Register (DBGITCTRL).
0xFA0

1000

 

DBGCLAIMSET

See Claim Tag Set Register.
0xFA41001 DBGCLAIMCLRSee Claim Tag Clear Register .
0xFB01004WDBGLARSee Lock Access Register.
0xFB41005RDBGLSRSee Lock Status Register.
0xFB81006RDBGAUTHSTATUSSee Authentication Status Register.
0xFB8-0xFC41006-1009R-Reserved.
0xFC81010RDBGDEVIDDevice Identifier. Reserved.
0xFCC1011RDBGDEVTYPESee Device Type Register.
0xFD0-0xFFC1012-1023R-See Debug Identification Registers.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511