12.4.3. CP14 c0, Debug Self Address Offset Register

The DBGDSAR Register characteristics are:


The DBGDSAR is a read-only register that returns a 32-bit offset value from the Debug ROM Address Register to the address of the CPU debug registers. You can configure the address read in this register during integration using the DBGSELFADDRm[31:12] and DBGSELFADDRVm inputs. DBGSELFADDRVm must be tied off to 1 if DBGSELFADDRm[31:12] is tied off to a valid value.

Usage constraints


  • in CP14 c0, sub-register c2

  • a 32 bit read-only register

  • accessible in User and Privileged modes.


Available in all processor configurations.


Figure 12.4 shows the bit assignments.

Figure 12.4. DBGDSAR Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 12.8 shows the bit assignments.

Table 12.8. DBGDSAR Register bit assignments



Debug bus self address offset value

Indicates bits [31:12] of the two’s complement offset from the debug ROM physical address to the physical address where the debug registers are mapped.

[11: 2]


UNP on reads, SBZP on writes.


Valid bits

Reads b11 if DBGSELFADDRVm is set to 1, otherwise reads b00. DBGSELFADDRVm must be set to 1 if DBGSELFADDRm[31:12] is set to a valid value.

To use the DBGDSAR, read CP14 c0 with:

MRC p14, 0, <Rd>, c2, c0, 0            ; Read DBGDSAR
Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C