3.7.9. The I and F bits

The I and F bits are the interrupt disable bits:

Software can use MSR, CPS, MOVS pc, SUBS pc, LDM ..,{..pc}^, or RFE instructions to change the values of the I and F bits. They are also set automatically by some exceptions.

When NMFIs are enabled, updates to the F bit are restricted. For more information see Non-maskable fast interrupts.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511