4.1.6. System validation

The system validation registers extend the use of the system performance monitor registers to provide some functions for validation. You must not use them for other purposes. The system validation registers schedule and clear:

The system validation registers consist of nine read/write registers and one write-only register. Figure 4.6 shows the arrangement of registers.

Figure 4.6. System validation registers

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

You can only change the cache size to a size supported by the cache RAMs implemented in your design.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C