4.3.6. c0, Multiprocessor Affinity Register

The MPIDR characteristics are:

Purpose

Enables CPUs to be recognized and characterized within a twin-CPU system.

Usage constraints

The MPIDR is:

  • a read-only register

  • accessible in Privileged mode only.

Configurations

Available in all processor configurations.

Attributes

Figure 4.11 shows the MPIDR bit assignments.

Figure 4.11. MPIDR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.7 shows the MPIDR bit assignments.

Table 4.7. MPIDR bit assignments

BitsNameDescription
[31:30]-

Multiprocessing extensions:

0b00 = no multiprocessing extensions, applies to Cortex-R5, r0p0

0b11 = processor is part of a uniprocessor system, applies to Cortex-R5, from r1p0.

[29:24]-SBZ.
[23:16]Aff20x00.
[15:8]Aff1Processor groups within a system. Read GROUPID input.
[7:0]Aff0

Processors within a group:

0x0 = CPU0

0x1 = CPU1, if implemented.


To access the MPIDR, read CP15 with:

MRC p15, 0, <Rt>, c0, c0, 5 ; Read MPIDR
Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511