7.5.3. Alignment fault

An alignment fault is generated if a data access is performed to an address that is not aligned for the size of the access, and strict alignment is required for the access. A number of instructions that access memory, for example, LDM and STC, require strict alignment. See the ARM Architecture Reference Manual for more information. In addition, strict alignment can be required for all data accesses by setting the A-bit in the SCTLR. See c1, System Control Register.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511