| Copyright © 2010-2011 ARM. All rights reserved. | ARM DDI 0460C |
| Non-Confidential | ID021511 |
 PDF version | |
| Home > Debug > Debug register interface > Memory addresses for breakpoints and watchpoints |
| |||
| Home > Debug > Debug register interface > Memory addresses for breakpoints and watchpoints | |||
The Vector Catch Register (DBGVCR) sets breakpoints on exception vectors as instruction addresses.
The Watchpoint Fault Address Register (DBGWFAR) reads an address and a processor state dependent offset, +8 for ARM and +4 for Thumb.
| Copyright © 2010-2011 ARM. All rights reserved. | ARM DDI 0460C |
| Non-Confidential | ID021511 |
| PDF version | |
| Home > Debug > Debug register interface > Memory addresses for breakpoints and watchpoints |