12.8.11. Leaving debug state

The debugger can force the processor to leave debug state:

When one of those restart requests occurs, the processor:

  1. Clears the DBGDSCR[1] core restarted flag.

  2. Leaves debug state.

  3. Clears the DBGDSCR[0] core halted flag.

  4. Drives the DBGACKm signal LOW, unless the DBGDSCR[11] DbgAck bit is set to 1.

  5. Starts executing instructions from the address last written to the PC in the processor mode and state indicated by the current value of the CPSR. The CPSR IT execution state bit is restarted with the current value applying to the first instruction on restart.

  6. Sets the DBGDSCR[1] core restarted flag to 1.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C