Cortex-R5 and Cortex-R5F Technical Reference ManualRevision: r1p1
Home > Integration Test Registers > Processor integration testing > DBGITMISCIN Register (Miscellaneous Inputs)

13.3.5. DBGITMISCIN Register (Miscellaneous Inputs)

The DBGITMISCIN Register at offset 0xEFC is read-only. Figure 13.3 shows the register bit assignments.

Figure 13.3. DBGITMISCIN Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 13.6 lists the register bit assignments for the DBGITMISCIN Register.

Table 13.6. DBGITMISCIN Register bit assignments

BitsNameFunction
[31:12]-Reserved. Read Undefined.
[11]DBGRESTARTmRead value of the DBGRESTARTm input pin.
[10]-Reserved. Read Undefined.
[9:8]ETMEXTOUTmRead value of the ETMEXTOUTm[1:0] input pins.
[7:6]-Reserved. Read Undefined.
[5]nETMWFIREADYm

Reads the nETMWFIREADYm input pin. Although this pin is active LOW, the value of this bit matches the physical state of the signal:

0 = input pin is LOW (asserted)

1 = input pin is HIGH (deasserted).

[4:3]-Reserved. Read Undefined.
[2]nFIQmRead value of nFIQm input pin.
[1]nIRQmRead value of nIRQm input pin.
[0]EDBGRQmRead value of EDBGRQm input pin.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511
PDF file icon  PDF version
Home > Integration Test Registers > Processor integration testing > DBGITMISCIN Register (Miscellaneous Inputs)