B.16. Coprocessor instructions

This section describes the cycle timing behavior for the MCR and MRC instructions to CP14, the debug coprocessor or CP15, the system control coprocessor.

The precise timing of coprocessor instructions is tightly linked with the behavior of the relevant coprocessor. Table B.21 shows the coprocessor instructions cycle timing behavior. Table B.21 shows the best case numbers.

Table B.21. Coprocessor instructions cycle timing behavior

InstructionCyclesResult latencyComments
MCR<cond>6-Condition code passes
4-Condition code fails
MRC<cond>66Condition code passes
44Condition code fails


Some instructions such as cache operations take more cycles.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C